The remote Redhat Enterprise Linux 8 host has a package installed that is affected by multiple vulnerabilities as referenced in the RHSA-2021:3176 advisory.

    The microcode_ctl packages provide microcode updates for Intel.

    Security Fixes:

    * hw: Vector Register Data Sampling (CVE-2020-0548)

    * hw: L1D Cache Eviction Sampling (CVE-2020-0549)

    * hw: Special Register Buffer Data Sampling (SRBDS) (CVE-2020-0543)

    * hw: Information disclosure issue in Intel SGX via RAPL interface (CVE-2020-8695)

    * hw: Vector Register Leakage-Active (CVE-2020-8696)

    * hw: Fast forward store predictor (CVE-2020-8698)

    * hw: vt-d related privilege escalation (CVE-2020-24489)

    * hw: improper isolation of shared resources in some Intel Processors (CVE-2020-24511)

    * hw: observable timing discrepancy in some Intel Processors (CVE-2020-24512)

    Bug Fix(es):

    * [rhel-8.1.0.z] Re-enable 06-5e-03 (SKL-H/S, CPUID 0x506e3) latest microcode updates (BZ#1972327)

    * [rhel-8.1.0.z] Re-enable 06-8c-01 (TGL-UP3/UP4, CPUID 0x806c1)  latest microcode updates (BZ#1972331)

Tenable has extracted the preceding description block directly from the Red Hat Enterprise Linux security advisory.

Note that Nessus has not tested for these issues but has instead relied only on the application's self-reported version number.

The remote NewStart CGSL host, running version CORE 5.04 / MAIN 5.04, has microcode_ctl packages installed that are affected by multiple vulnerabilities:

  - Incomplete cleanup from specific special register read operations in some Intel(R) Processors may allow an     authenticated user to potentially enable information disclosure via local access. (CVE-2020-0543)

  - Cleanup errors in some Intel(R) Processors may allow an authenticated user to potentially enable     information disclosure via local access. (CVE-2020-0548)

  - Cleanup errors in some data cache evictions for some Intel(R) Processors may allow an authenticated user     to potentially enable information disclosure via local access. (CVE-2020-0549)

  - Incomplete cleanup in some Intel(R) VT-d products may allow an authenticated user to potentially enable     escalation of privilege via local access. (CVE-2020-24489)

  - Improper isolation of shared resources in some Intel(R) Processors may allow an authenticated user to     potentially enable information disclosure via local access. (CVE-2020-24511, CVE-2020-8698)

  - Observable timing discrepancy in some Intel(R) Processors may allow an authenticated user to potentially     enable information disclosure via local access. (CVE-2020-24512)

  - Observable discrepancy in the RAPL interface for some Intel(R) Processors may allow a privileged user to     potentially enable information disclosure via local access. (CVE-2020-8695)

  - Improper removal of sensitive information before storage or transfer in some Intel(R) Processors may allow     an authenticated user to potentially enable information disclosure via local access. (CVE-2020-8696)

Note that Nessus has not tested for these issues but has instead relied only on the application's self-reported version number.

The remote OracleVM system is missing necessary patches to address critical security updates :

  - update 06-2d-07 to 0x71a

  - update 06-55-04 to 0x2006906

  - update 06-55-07 to 0x5002f01

  - merge Oracle changes for early load via dracut

  - enable late load on install for UEK4 kernels marked safe     (except BDW-79)

  - set early_microcode='no' in virtualized guests to avoid     early load bugs [Orabug: 30618737]

  - Update Intel CPU microcode to microcode-20200602     release, addresses CVE-2020-0543, CVE-2020-0548,     CVE-2020-0549 (#1795353, #1795357, #1827186) :

  - Update of 06-3c-03/0x32 (HSW C0) microcode from revision     0x27 up to 0x28 

  - Update of 06-3d-04/0xc0 (BDW-U/Y E0/F0) microcode from     revision 0x2e up to 0x2f 

  - Update of 06-45-01/0x72 (HSW-U C0/D0) microcode from     revision 0x25 up to 0x26 

  - Update of 06-46-01/0x32 (HSW-H C0) microcode from     revision 0x1b up to 0x1c 

  - Update of 06-47-01/0x22 (BDW-H/Xeon E3 E0/G0) microcode     from revision 0x21 up to 0x22 

  - Update of 06-4e-03/0xc0 (SKL-U/Y D0) microcode from     revision 0xd6 up to 0xdc 

  - Update of 06-55-03/0x97 (SKX-SP B1) microcode from     revision 0x1000151 up to 0x1000157 

  - Update of 06-55-04/0xb7 (SKX-SP H0/M0/U0, SKX-D M1)     microcode (in intel-06-55-04/intel-ucode/06-55-04) from     revision 0x2000065 up to 0x2006906 

  - Update of 06-55-06/0xbf (CLX-SP B0) microcode from     revision 0x400002c up to 0x4002f01 

  - Update of 06-55-07/0xbf (CLX-SP B1) microcode from     revision 0x500002c up to 0x5002f01 

  - Update of 06-5e-03/0x36 (SKL-H/S R0/N0) microcode from     revision 0xd6 up to 0xdc 

  - Update of 06-8e-09/0x10 (AML-Y22 H0) microcode from     revision 0xca up to 0xd6 

  - Update of 06-8e-09/0xc0 (KBL-U/Y H0) microcode from     revision 0xca up to 0xd6 

  - Update of 06-8e-0a/0xc0 (CFL-U43e D0) microcode from     revision 0xca up to 0xd6 

  - Update of 06-8e-0b/0xd0 (WHL-U W0) microcode from     revision 0xca up to 0xd6 

  - Update of 06-8e-0c/0x94 (AML-Y42 V0, CML-Y42 V0, WHL-U     V0) microcode from revision 0xca up to 0xd6 

  - Update of 06-9e-09/0x2a (KBL-G/H/S/X/Xeon E3 B0)     microcode from revision 0xca up to 0xd6 

  - Update of 06-9e-0a/0x22 (CFL-H/S/Xeon E3 U0) microcode     from revision 0xca up to 0xd6 

  - Update of 06-9e-0b/0x02 (CFL-S B0) microcode from     revision 0xca up to 0xd6 

  - Update of 06-9e-0c/0x22 (CFL-H/S P0) microcode from     revision 0xca up to 0xd6 

  - Update of 06-9e-0d/0x22 (CFL-H R0) microcode from     revision 0xca up to 0xd6.

  - Update Intel CPU microcode to microcode-20200520 release     (#1839193) :

  - Update of 06-2d-06/0x6d (SNB-E/EN/EP C1/M0) microcode     from revision 0x61f up to 0x621 

  - Update of 06-2d-07/0x6d (SNB-E/EN/EP C2/M1) microcode     from revision 0x718 up to 0x71a 

  - Update of 06-7e-05/0x80 (ICL-U/Y D1) microcode from     revision 0x46 up to 0x78.

  - Narrow down SKL-SP/W/X blacklist to exclude     Server/FPGA/Fabric segment models (#1835555).

  - Do not update 06-55-04 (SKL-SP/W/X) to revision     0x2000065, use 0x2000064 by default (#1774635).

  - Update Intel CPU microcode to microcode-20191115 release :

  - Update of 06-4e-03/0xc0 (SKL-U/Y D0) from revision 0xd4     up to 0xd6 

  - Update of 06-5e-03/0x36 (SKL-H/S/Xeon E3 R0/N0) from     revision 0xd4 up to 0xd6 

  - Update of 06-8e-09/0x10 (AML-Y 2+2 H0) from revision     0xc6 up to 0xca 

  - Update of 06-8e-09/0xc0 (KBL-U/Y H0) from revision 0xc6     up to 0xca 

  - Update of 06-8e-0a/0xc0 (CFL-U 4+3e D0) from revision     0xc6 up to 0xca 

  - Update of 06-8e-0b/0xd0 (WHL-U W0) from revision 0xc6 up     to 0xca 

  - Update of 06-8e-0c/0x94 (AML-Y V0, CML-U 4+2 V0, WHL-U     V0) from revision 0xc6 up to 0xca 

  - Update of 06-9e-09/0x2a (KBL-G/X H0, KBL-H/S/Xeon E3 B0)     from revision 0xc6 up to 0xca 

  - Update of 06-9e-0a/0x22 (CFL-H/S/Xeon E U0) from     revision 0xc6 up to 0xca 

  - Update of 06-9e-0b/0x02 (CFL-S B0) from revision 0xc6 up     to 0xca 

  - Update of 06-9e-0c/0x22 (CFL-S/Xeon E P0) from revision     0xc6 up to 0xca 

  - Update of 06-9e-0d/0x22 (CFL-H/S R0) from revision 0xc6     up to 0xca 

  - Update of 06-a6-00/0x80 (CML-U 6+2 A0) from revision     0xc6 up to 0xca.

  - Update Intel CPU microcode to microcode-20191113 release :

  - Update of 06-9e-0c (CFL-H/S P0) microcode from revision     0xae up to 0xc6.

  - Drop 0001-releasenote-changes-summary-fixes.patch.

  - Package the publicy available microcode-20191112 release     (#1755021) :

  - Addition of 06-4d-08/0x1 (AVN B0/C0) microcode at     revision 0x12d 

  - Addition of 06-55-06/0xbf (CSL-SP B0) microcode at     revision 0x400002c 

  - Addition of 06-7a-08/0x1 (GLK R0) microcode at revision     0x16 

  - Update of 06-55-03/0x97 (SKL-SP B1) microcode from     revision 0x1000150 up to 0x1000151 

  - Update of 06-55-04/0xb7 (SKL-SP H0/M0/U0, SKL-D M1)     microcode from revision 0x2000064 up to 0x2000065 

  - Update of 06-55-07/0xbf (CSL-SP B1) microcode from     revision 0x500002b up to 0x500002c 

  - Update of 06-7a-01/0x1 (GLK B0) microcode from revision     0x2e up to 0x32 

  - Include 06-9e-0c (CFL-H/S P0) microcode from the     microcode-20190918 release.

  - Correct the releasenote file     (0001-releasenote-changes-summary-fixes.patch).

  - Update README.caveats with the link to the new Knowledge     Base article.

  - Fix the incorrect 'Source2:' tag.

  - Intel CPU microcode update to 20191112, addresses     CVE-2017-5715, CVE-2019-0117, CVE-2019-11135,     CVE-2019-11139 (#1764049, #1764062, #1764953,

  - Addition of 06-a6-00/0x80 (CML-U 6+2 A0) microcode at     revision 0xc6 

  - Addition of 06-66-03/0x80 (CNL-U D0) microcode at     revision 0x2a 

  - Addition of 06-55-03/0x97 (SKL-SP B1) microcode at     revision 0x1000150 

  - Addition of 06-7e-05/0x80 (ICL-U/Y D1) microcode at     revision 0x46 

  - Update of 06-4e-03/0xc0 (SKL-U/Y D0) microcode from     revision 0xcc to 0xd4 

  - Update of 06-5e-03/0x36 (SKL-H/S/Xeon E3 R0/N0)     microcode from revision 0xcc to 0xd4

  - Update of 06-8e-09/0x10 (AML-Y 2+2 H0) microcode from     revision 0xb4 to 0xc6 

  - Update of 06-8e-09/0xc0 (KBL-U/Y H0) microcode from     revision 0xb4 to 0xc6 

  - Update of 06-8e-0a/0xc0 (CFL-U 4+3e D0) microcode from     revision 0xb4 to 0xc6 

  - Update of 06-8e-0b/0xd0 (WHL-U W0) microcode from     revision 0xb8 to 0xc6 

  - Update of 06-8e-0c/0x94 (AML-Y V0) microcode from     revision 0xb8 to 0xc6 

  - Update of 06-8e-0c/0x94 (CML-U 4+2 V0) microcode from     revision 0xb8 to 0xc6 

  - Update of 06-8e-0c/0x94 (WHL-U V0) microcode from     revision 0xb8 to 0xc6 

  - Update of 06-9e-09/0x2a (KBL-G/X H0) microcode from     revision 0xb4 to 0xc6 

  - Update of 06-9e-09/0x2a (KBL-H/S/Xeon E3 B0) microcode     from revision 0xb4 to 0xc6 

  - Update of 06-9e-0a/0x22 (CFL-H/S/Xeon E U0) microcode     from revision 0xb4 to 0xc6 

  - Update of 06-9e-0b/0x02 (CFL-S B0) microcode from     revision 0xb4 to 0xc6 

  - Update of 06-9e-0d/0x22 (CFL-H R0) microcode from     revision 0xb8 to 0xc6.

  - Do not update 06-2d-07 (SNB-E/EN/EP) to revision 0x718,     use 0x714 by default (#1758382).

  - Revert more strict model check code, as it requires     request_firmware-based microcode loading mechanism and     breaks enabling of microcode with caveats.

  - Intel CPU microcode update to 20190918 (#1753540).

  - Intel CPU microcode update to 20190618 (#1717238).

  - Remove disclaimer, as it is not as important now to     justify kmsg/log pollution  its contents are partially     adopted in README.caveats.

  - Intel CPU microcode update to 20190514a (#1711938).

  - Intel CPU microcode update to 20190507_Public_DEMO     (#1697960).

  - Intel CPU microcode update to 20190312 (#1697960).

  - Fix disclaimer path in %post script.

  - Fix installation path for the disclaimer file.

  - Add README.caveats documentation file.

  - Use check_caveats from the RHEL 7 package in order to     support overrides.

  - Disable 06-4f-01 microcode in config (#1622180).

  - Intel CPU microcode update to 20180807a (#1614427).

  - Add check for minimal microcode version to     reload_microcode.

  - Intel CPU microcode update to 20180807.

  - Resolves: #1614427.

  - Intel CPU microcode update to 20180703

  - Add infrastructure for handling kernel-version-dependant     microcode

  - Resolves: #1574593

  - Intel CPU microcode update to 20180613.

  - Resolves: #1573451

  - Update AMD microcode to 2018-05-24

  - Resolves: #1584192

  - Update AMD microcode

  - Resolves: #1574591

  - Update disclaimer text

  - Resolves: #1574588

  - Intel CPU microcode update to 20180425.

  - Resolves: #1574588

  - Revert Microcode from Intel and AMD for Side Channel     attack

  - Resolves: #1533941

  - Update microcode data file to 20180108 revision.

  - Resolves: #1527354

  - Update Intel CPU microde for 06-3f-02, 06-4f-01, and     06-55-04

  - Add amd microcode_amd_fam17h.bin data file

  - Resolves: #1527354

  - Update microcode data file to 20170707 revision.

  - Resolves: #1465143

  - Revert microcode_amd_fam15h.bin to version from     amd-ucode-2012-09-10

  - Resolves: #1322525

  - Update microcode data file to 20161104 revision.

  - Add workaround for E5-26xxv4

  - Resolves: #1346045

  - Update microcode data file to 20160714 revision.

  - Resolves: #1346045

  - Update amd microcode data file to amd-ucode-2013-11-07

  - Resolves: #1322525

  - Update microcode data file to 20151106 revision.

  - Resolves: #1244968

  - Remove bad file permissions on     /lib/udev/rules.d/89-microcode.rules

  - Resolves: #1201276

  - Update microcode data file to 20150121 revision.

  - Resolves: #1123992

  - Update microcode data file to 20140624 revision.

  - Resolves: #1113394

  - Update microcode data file to 20140430 revision.

  - Resolves: #1036240

ID	Name	Product	Family	Published	Updated	Severity
152627	RHEL 8 : microcode_ctl (RHSA-2021:3176)	Nessus	Red Hat Local Security Checks	8/17/2021	11/7/2024	high
160753	NewStart CGSL CORE 5.04 / MAIN 5.04 : microcode_ctl Multiple Vulnerabilities (NS-SA-2022-0011)	Nessus	NewStart CGSL Local Security Checks	5/9/2022	5/9/2022	high
137739	OracleVM 3.3 / 3.4 : microcode_ctl (OVMSA-2020-0026) (Spectre)	Nessus	OracleVM Local Security Checks	6/23/2020	3/6/2024	medium

Detections

Analytics

Plugins Search

high

high

medium