Insufficient DRAM address validation in System Management Unit (SMU) may result in a DMA read from invalid DRAM address to SRAM resulting in SMU not servicing further requests.
https://github.com/Live-Hack-CVE/CVE-2021-26337
https://www.amd.com/en/corporate/product-security/bulletin/amd-sb-1027