Detections
Analytics
CVE-2020-0574
medium
Description
Improper configuration in block design for Intel(R) MAX(R) 10 FPGA all versions may allow an authenticated user to potentially enable escalation of privilege and information disclosure via physical access.
References
https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00349.html